

- Drafts
- Pending
- Active
 - L1: (9) "704"\$/ccls. and dual adj access
 - L2: (0) "704"/231.ccls. and dual adj access
 - L3: (775) "704"/231.ccls.
 - L4: (71) "704"/231.ccls. and front adj end
 - L5: (0) "704"/231.ccls. and daram
 - L6: (2) "704"\$/ccls. and daram
 - L7: (1) "704"\$/ccls. and staiger.in.
 - L8: (38) "704"/231.ccls. and front adj end and @ad<"20010314"
 - L9: (174) "711"\$/ccls. and speech adj recognition
 - L10: (73) 9 and @ad<"20010314"
 - L11: (8) "711"\$/ccls. and speech adj recognition and (dual adj access or daram)
- Failed
- Saved
- Favorites
- Tagged (0)
- UDC
- Queue
- Trash

Search Browse Layout Doc

Dbs: USPTO/PUB, USPAT Public

Default operator: OR Highlight all hit terms initially

"711"\$/ccls. and speech adj recognition and (dual adj access or daram)

BRS form ISLR form Image Text HTML


	U	K1	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	Retrieval Cl	Inventor	S	C	P	③	Im
1	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 20030200410 A	20031023	48	Memory management in embedded systems with dynamic Application programming interface with inverted memory interface.	711/170	711/165		Russo, David A. et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 20030200410 A
2	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 6968438 B1	20051122	44	Memory management in embedded systems with dynamic Application programming interface with inverted memory interface.	711/170	717/100		Russo, David A. et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 6968438 B1
3	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 6820184 B2	20041116	45	Memory management in embedded systems with dynamic Application programming interface with inverted memory interface.	711/170	717/100		Russo, David A. et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 6820184 B2
4	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 6691298 B1	20040210	57	Memory management in embedded systems with dynamic Application programming interface with inverted memory interface.	717/100	711/170;		Russo, David A. et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 6691298 B1
5	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 6546477 B1	20030408	44	Memory management in embedded systems with dynamic Application programming interface with inverted memory interface.	711/170	717/108;	711/100	Russo, David A. et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 6546477 B1
6	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 6363470 B1	20020326	22	Circular buffer management	711/220	710/56;	711/110;	Laurenti, Gilbert et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 6363470 B1
7	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 5983328 A	19991109	32	Data processing device with time-multiplexed memory bus.	711/157	711/150		Potts, James F. et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 5983328 A
8	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 5907864 A	19990525	31	Data processing device with time-multiplexed memory bus.	711/169			Potts, James F. et al.	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 5907864 A

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau(43) International Publication Date
19 September 2002 (19.09.2002)(10) International Publication Number
PCT WO 02/073600 A1

- (51) International Patent Classification¹: G10L 15/28 (72) Inventor; and
 (73) Inventor/Applicant (for US only): STAICER, Dieter
 (21) International Application Number: PCT/EP02/01636 (DEDE); Falterstrasse 28, 71093 Weil im Schönbuch
 (22) International Filing Date: 15 February 2002 (15.02.2002) (DE)
 (25) Filing Language: English (74) Agent: KLEIN, Hans-Rüdiger; IBM Deutschland GmbH, In-
 (26) Publication Language: English (81) Designated States (national): AE, AG, AL, AM, AT, AU,
 (30) Priority Data: 01/06231.2 14 March 2001 (14.03.2001) EP AZ, BA, BB, BG, BR, BY, CZ, CA, CH, CN, CO, CR, CU,
 (71) Applicant (for all designated States except US): INTER- CZ, DE, DK, DM, DZ, EC, BE, ES, FI, GB, GD, GE, GH,
 NATIONAL BUSINESS MACHINES CORPORATION (USUS); New Orchard Road, Armonk, NY 10504 GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, L.C.
 (US). LX, LR, LS, LT, LV, MA, MD, MG, MK, MN, MW, NX,
 (71) Applicant (for EU only): IBM DEUTSCHLAND GMBH AZ, NO, NZ, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK,
 (DEDE); Pascalstrasse 10, 70569 Stuttgart (DE). SL, TI, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA,
 (84) Designated States (regional): ARIPO patent (GH, GM,
 (84) European patent (AM, AZ, BY, KG, KZ, MD, RU, TI, TM),
 /Continued on next page/

(54) Title: METHOD AND PROCESSOR SYSTEM FOR PROCESSING OF AN AUDIO SIGNAL.



(57) Abstract: In a processor system (1) for audio processing, such as voice recognition and text-to-speech, a dedicated front-end processor (12), a core processor (16) and a dedicated back-end processor (21) are provided which are coupled by dual access stack (7) and (8), respectively. When an analog audio signal is inputted core processor (16) is invoked only when a certain amount of data is present in the dual access stack (7). Likewise the back-end processor (21) is invoked only when a certain amount of data is present in the dual access stack (8). This way the overall processing power required by the processing task is minimized as well as the power consumption of the processor system (1).

WO 02/073600 A1

[First Hit](#)[Previous Doc](#)[Next Doc](#)[Go to Doc#](#) [Generate Collection](#)

L11: Entry 8 of 19

File: EPAB

Sep 19, 2002

PUB-NO: WO002073600A1

DOCUMENT-IDENTIFIER: WO 2073600 A1

TITLE: METHOD AND PROCESSOR SYSTEM FOR PROCESSING OF AN AUDIO SIGNAL

PUBN-DATE: September 19, 2002

INVENTOR-INFORMATION:

NAME	COUNTRY
<u>STAIGER, DIETER</u>	DE

ASSIGNEE-INFORMATION:

NAME	COUNTRY
IBM	US
IBM DEUTSCHLAND	DE
STAIGER DIETER	DE

APPL-NO: EP00201636

APPL-DATE: February 15, 2002

PRIORITY-DATA: EP01106231A (March 14, 2001)

INT-CL (IPC): G10L 15/28

EUR-CL (EPC): G10L015/28

ABSTRACT:

CHG DATE=20021101 STATUS=N>In a processor system (1) for audio processing, such as voice recognition and text-to-speech, a dedicated front-end processor (12), a core processor (16) and a dedicated back-end processor (21) are provided which are coupled by dual access stack (7) and (8), respectively. When an analog audio signal is inputted core processor (16) is invoked only when a certain amount of data is present in the dual access stack (7). Likewise the back-end processor (21) is invoked only when a certain amount of data is present in the dual access stack (8). This way the overall processing power required by the processing task is minimised as well as the power consumption of the processor system (1).

[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)